资源列表

« 1 2 ... .33 .34 .35 .36 .37 1938.39 .40 .41 .42 .43 ... 4311 »

[VHDL编程uart

说明:This iss VHDL source code for uart. I build and test it for SPARTAN-3E1600 and it work properly
<Patrick_Edouard> 在 2025-04-25 上传 | 大小:5.45mb | 下载:0

[VHDL编程Decoder

说明:Decoder full design by vhdl
<medhatassem> 在 2025-04-25 上传 | 大小:174kb | 下载:0

[VHDL编程chufa

说明:二进制除法实现,可实现四位二进制的除法运算-Binary division to achieve, enabling four binary division
<宋关龙> 在 2025-04-25 上传 | 大小:1kb | 下载:0

[VHDL编程led_lattice

说明:LED实验 VHDL语言 采用四个595作为驱动-LED experiment VHDL, as driven by four 595
<bine> 在 2025-04-25 上传 | 大小:66kb | 下载:0

[VHDL编程ofdm_sch

说明:实现OFDM基带传输系统的基本功能,可运行,仿真有效。-OFDM baseband transmission system to achieve the basic function, operation, simulation effective.
<解长风> 在 2025-04-25 上传 | 大小:2.01mb | 下载:0

[VHDL编程sit

说明:thsis is document for vlsi nanom electronics which is utilized in reaserch
<neelesh> 在 2025-04-25 上传 | 大小:530kb | 下载:0

[VHDL编程verilog-programs

说明:These are first programs of my asic and fpgas lab.This folder contains simple half adder and its test bench using verilog language.Then it also contains 4 to 1 mux using two 2 to 1 muxes.Then its also has its test bench
<gul> 在 2025-04-25 上传 | 大小:2kb | 下载:0

[VHDL编程test

说明:利用verilog 寫 三角波的產生 利用verilog 寫 三角波的產生-Written using the triangular wave generated verilog verilog to write using the triangular wave generated by the triangular wave generation write verilog
<zih siang> 在 2025-04-25 上传 | 大小:22kb | 下载:0

[VHDL编程balubaojingqi

说明:八路报警器 基于单片机制作的八路报警器 简单实用-Eight alarm produced based on single chip eight alarm is simple and practical
<liutong> 在 2025-04-25 上传 | 大小:264kb | 下载:0

[VHDL编程ddsfpga

说明:基于fpga的dds,特别好用,自己调试过了-Fpga based on the dds, particularly useful for their own after a commissioning
<wangmingwei> 在 2025-04-25 上传 | 大小:414kb | 下载:0

[VHDL编程DDS_fpga_fpga

说明:基于fpga的dds实现,已经调试过,特别好用-Fpga implementation based on the dds have been debugged, especially useful
<wangmingwei> 在 2025-04-25 上传 | 大小:107kb | 下载:0

[VHDL编程fpga_dds_coylone_2

说明: dds设计,花了一个星期做的,verilog写的,可生成多种波形,频率范围可上M,性能不错。-dds design, spent a week doing, verilog to write, can generate a variety of waveforms, the frequency range available on the M, the performance good.
<wangmingwei> 在 2025-04-25 上传 | 大小:1.64mb | 下载:0
« 1 2 ... .33 .34 .35 .36 .37 1938.39 .40 .41 .42 .43 ... 4311 »

源码中国 www.ymcn.org