资源列表

« 1 2 ... .01 .02 .03 .04 .05 1806.07 .08 .09 .10 .11 ... 4311 »

[VHDL编程Encoder1

说明:encode of aes arith" it describer how to encode streams and something.. if you want to acknowlegde about-encode of aes arith" it describer how to encode streams and something.. if you want to acknowlegde about
<le> 在 2025-04-07 上传 | 大小:1kb | 下载:0

[VHDL编程X-HDL

说明:一款可以在verilog和VHDL之间互换的工具,经测试,暂无bug-A verilog and VHDL can be exchanged between the tools, tested, no bug
<邵文熙> 在 2025-04-07 上传 | 大小:3.78mb | 下载:0

[VHDL编程VHDL-Example-2

说明:fir filter vhdl code
<vinayaka> 在 2025-04-07 上传 | 大小:3kb | 下载:0

[VHDL编程Filtres

说明:Module to filter signals
<nicousa07> 在 2025-04-07 上传 | 大小:9kb | 下载:0

[VHDL编程vhdl-primer-bhaskar

说明:It s a fundamental book on VHDL primer by Bhaskar...good for final year bachelor s students-It s a fundamental book on VHDL primer by Bhaskar...good for final year bachelor s students...
<aditya> 在 2025-04-07 上传 | 大小:1.07mb | 下载:0

[VHDL编程datacompresstion12

说明:jpeg velrilog code its a very good project for mainproject
<rama krishna raju> 在 2025-04-07 上传 | 大小:659kb | 下载:0

[VHDL编程exp_code

说明:Hi useful exponential code in vhdl
<prakash> 在 2025-04-07 上传 | 大小:5kb | 下载:0

[VHDL编程fixed_package

说明:Hi useful exponential code in vhdl
<prakash> 在 2025-04-07 上传 | 大小:24kb | 下载:0

[VHDL编程new_PCI2009-123456ppp

说明:FPGA和PCI9054做的图像采集卡VC测试程序源码,有三种显示模式。-FPGA and PCI9054 VC image capture card to do the test program source code, there are three display modes.
<yup> 在 2025-04-07 上传 | 大小:8.7mb | 下载:0

[VHDL编程hw1

说明:Using the schematic Design Entry Method, design a logic circuit that has two 2-bit inputs X and Y, a 1-bit input CinOrBin, and a 1-bit control input SubAddn. When the control input SubAddn is ‘0’, the logic circuit behav
<vinay> 在 2025-04-07 上传 | 大小:357kb | 下载:0

[VHDL编程hw2

说明:Using the VHDL Entry Method, design a logic circuit that behaves a 2-bit adder ( X + Y + CinOrBin ) with carry-in when the control input SubAddn is ‘0’ and behaves as a 2-bit subtracter ( X – Y – CinOrBin ) with borrow-i
<vinay> 在 2025-04-07 上传 | 大小:613kb | 下载:0

[VHDL编程hw3

说明:Write VHDL codes to model an 8-bit counter that counts every second. It counts from your last two digits of your student ID to your next two digits of your student ID. If the last two digits are greater than the next two
<vinay> 在 2025-04-07 上传 | 大小:344kb | 下载:0
« 1 2 ... .01 .02 .03 .04 .05 1806.07 .08 .09 .10 .11 ... 4311 »

源码中国 www.ymcn.org