文件名称:motor_basic
介绍说明－－下载内容均来自于网络，请自行研究使用
基于FPGA的直流电机闭环控制，Verilog HDL编写的源代码-DC motor closed-loop control based on FPGA, Verilog source code written in HDL DC motor closed-loop control based on FPGA, the Verilog HDL source code
(系统自动生成,下载前可以参看下载内容)
下载文件列表
motor_basic
...........\Block1.bdf
...........\cmp_state.ini
...........\cnt10.v
...........\db
...........\..\add_sub_3dc.tdf
...........\..\add_sub_4dc.tdf
...........\..\add_sub_59c.tdf
...........\..\add_sub_5dc.tdf
...........\..\add_sub_6dc.tdf
...........\..\add_sub_7dc.tdf
...........\..\add_sub_89c.tdf
...........\..\add_sub_8dc.tdf
...........\..\add_sub_9dc.tdf
...........\..\add_sub_adc.tdf
...........\..\add_sub_bdc.tdf
...........\..\add_sub_iac.tdf
...........\..\add_sub_jec.tdf
...........\..\add_sub_kec.tdf
...........\..\alt_u_div_0re.tdf
...........\..\alt_u_div_4oe.tdf
...........\..\alt_u_div_4re.tdf
...........\..\alt_u_div_kte.tdf
...........\..\alt_u_div_ote.tdf
...........\..\alt_u_div_qqe.tdf
...........\..\alt_u_div_uqe.tdf
...........\..\alt_u_div_vqe.tdf
...........\..\lpm_divide_1vl.tdf
...........\..\lpm_divide_68m.tdf
...........\..\lpm_divide_88m.tdf
...........\..\lpm_divide_90m.tdf
...........\..\lpm_divide_b0m.tdf
...........\..\lpm_divide_e5m.tdf
...........\..\lpm_divide_r6m.tdf
...........\..\lpm_divide_sul.tdf
...........\..\lpm_divide_uul.tdf
...........\..\lpm_divide_vul.tdf
...........\..\motor.asm.qmsg
...........\..\motor.cbx.xml
...........\..\motor.cmp.cdb
...........\..\motor.cmp.hdb
...........\..\motor.cmp.kpt
...........\..\motor.cmp.logdb
...........\..\motor.cmp.rdb
...........\..\motor.cmp.tdb
...........\..\motor.cmp0.ddb
...........\..\motor.db_info
...........\..\motor.eco.cdb
...........\..\motor.fit.qmsg
...........\..\motor.hier_info
...........\..\motor.hif
...........\..\motor.lpc.html
...........\..\motor.lpc.rdb
...........\..\motor.lpc.txt
...........\..\motor.map.cdb
...........\..\motor.map.hdb
...........\..\motor.map.logdb
...........\..\motor.map.qmsg
...........\..\motor.pre_map.cdb
...........\..\motor.pre_map.hdb
...........\..\motor.rtlv.hdb
...........\..\motor.rtlv_sg.cdb
...........\..\motor.rtlv_sg_swap.cdb
...........\..\motor.sgdiff.cdb
...........\..\motor.sgdiff.hdb
...........\..\motor.sld_design_entry.sci
...........\..\motor.sld_design_entry_dsc.sci
...........\..\motor.syn_hier_info
...........\..\motor.tan.qmsg
...........\..\motor.tis_db_list.ddb
...........\..\motor.tmw_info
...........\..\motor_global_asgn_op.abo
...........\..\prev_cmp_motor.qmsg
...........\..\sign_div_unsign_2nh.tdf
...........\..\sign_div_unsign_4nh.tdf
...........\..\sign_div_unsign_akh.tdf
...........\..\sign_div_unsign_llh.tdf
...........\..\sign_div_unsign_nlh.tdf
...........\..\sign_div_unsign_olh.tdf
...........\..\sign_div_unsign_plh.tdf
...........\..\sign_div_unsign_qlh.tdf
...........\filter_200us.bsf
...........\filter_200us.v
...........\freqtest.bsf
...........\freqtest.v
...........\incremental_db
...........\..............\compiled_partitions
...........\..............\...................\motor.root_partition.map.kpt
...........\..............\README
...........\int_div.bsf
...........\int_div.v
...........\motor.asm.rpt
...........\motor.bdf
...........\motor.cdf
...........\motor.done
...........\motor.dpf
...........\motor.fit.eqn
...........\motor.fit.rpt
...........\motor.fit.smsg
...........\motor.fit.summary