文件名称:verilogSerialcommunication
介绍说明--下载内容均来自于网络,请自行研究使用
FPGA实现RS-232串口收发的仿真过程(Quartus+Synplify+ModelSim)-On the RS-232 online asynchronous transceiver introduced a lot, recently there groping to do with the ModelSim timing simulation, combined with the online reference and their own thinking, do this thing.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog串口通信程序.doc