文件名称:five
介绍说明－－下载内容均来自于网络，请自行研究使用
并入串出寄存器完成双向含异步清0和同步时钟使能的4位加法器的VHDL描述，并对其进行波形仿真，确定结果正确。-
Incorporated into the string to the register to complete the two-way with asynchronous clear and synchronous clock so that the VHDL descr iption of the four adder energy and waveform simulation to determine the correct results.
Incorporated into the string to the register to complete the two-way with asynchronous clear and synchronous clock so that the VHDL descr iption of the four adder energy and waveform simulation to determine the correct results.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
实验五并入串出寄存器设计.doc